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ABSTRACT PAGE

With the industry rapidly transiting into m ulticore/m anycore era, h etero g en eo u s sy stem s will be
th e m ainstream in th e fo reseea b le future, and thus requires a highly versatile compilation
fram ework that is able to g en e rate efficient code for different architectures in the system from a
single version of so u rce code. However, the device-specific program ming m odels on th e se
devices m ake such translation difficult. A prom inent exhibition of th e difficulty exists in the
compilation of fine-grained SPM D -threaded code (e.g., GPU CUDA code) for multicore CPUs.
In this th esis w e propose a reference level d ep e n d en ce analysis algorithm to reveal the
relationships betw een th e co rrectn ess and perform ance of the translated program and the
d ep e n d en cies introduced by implicit synchronizations. B ased on th e analysis result w e present
several low -overhead extensions to previous GPU-CPU compilation s c h e m e s with guaranteed
co rrectn ess and improved perform ance. To utilize th e instance-level d e p e n d e n c e information,
w e p ropose thread-level d ep e n d e n c e graph (TLDG), which lead s to a m ethod that enables
fine-grained treatm ent to both implicit and explicit synchronizations, and reveals redundant
com putation at the instruction-instance level. W e then p resen t an autom atic framework that
perform s such treatm ent on GPU code.
T ogether, th e d ep e n d e n c e analysis and code generation sc h e m e s form a com plete solution to
th e problem of GPU-to-CPU translation of synchronizations for th e first time. The m ethods
p resen ted in this th esis can act a s basis for treating other device-specific intrinsics, and is
critical for the w hole-system synergy in hetero g en eo u s system s.
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Treatment of Synchronizations in Compiling Fine-Grained
SPMD-Threaded Programs for CPU

C hapter 1

In trod u ction
For their advantages on computing power, cost, and energy efficiency, Graphic Processing
Units (GPU) have become a type of m ainstream co-processors in modern com puting systems, making heterogeneous systems increasingly popular. W ith the spectrum of applications
being ported onto accelerators becomes broader, more efforts have also been invested into
developing specialized code for the explicitly parallel, fine-grained SPM D-threaded execu
tion model on GPU.
However, the rapid adoption of GPU-specific programming models, such as NVIDIA
CUDA, brings the challenge of programming such systems. Purely relying on these device
specific models would require the development of separate code versions for different devices.
It not only hurts the programmers productivity, but also creates obstacles for code p orta
bility, and adds restrictions for using cross-device task migration or partition to promote
whole-system synergy. Therefore recent years have seen a number of efforts trying to develop
a single programming model th a t applies to various devices. These efforts include develop
ment of new programming languages (e.g., Lime [6]), libraries (e.g., OpenCL [4]), and cross
device compilers (e.g., CUDA Fortran compiler [25], O 2 G [17],MCUDA [13, 12],Ocelot [11]).
G PU -to-CPU translation aims at compiling code w ritten in these programming models
to CPU code. F irst, it extends the range of applicable architecture and hence the im pact
of G PU programming models. An application developed in CUDA, for instance, can be
autom atically converted to a form suitable for multicore CPU. Even though the GPU-to2
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CPU translation may not be the ideal route to reaching the goal of “one-code-fits-all” , it
is im portant, given th a t the number of applications w ritten in GPU-specific programming
models increases continuously. Second, the translation enables smooth collaboration be
tween CPU and GPU processors. Given the trends towards heterogeneous systems, an
essential requirement for maximizing computing efficiency is the synergistic cooperation among various types of processors. A utom atic GPU-to-CPU translation facilitates seamless
migration of jobs among GPU and CPU, hence helping promote the whole system synergy
for the execution of a GPU application.
In a fine-grained SPM D-threaded program, a large number of threads execute the same
kernel function on different d ata sets; the task of a thread is in a small granularity, hence
parallelism among tasks are exposed to an extreme extent. From such a form, it is rela
tively simple to produce code for platforms th a t require larger task granularities by task
aggregation. A m ajor problem w ith all previous translations schemes is th a t none of them
has systematically explored the different implications of device specific intrinsics on GPU.
These intrinsics often help utilize the unique hardware function units on the accelerator, or
eases the im plem entation of various parallel operations, and therefore are used prevalently.
In CUDA [2], block level synchronization (__synchthreads()) is one of the most widely used
device intrinsics. Its acts as a block level barrier, stalling each thread in the block until all
have reached synchronization point. The very low overhead

[22] of this intrinsics makes

it favorable to programmers, and often used as an easy and conservative implementation
whenever there exists dependences between statem ents. By doing this the programmer ac
tually enforces unnecessarily strong constraints in the G PU program. It causes almost no
issue on G PU because of the low overhead and high parallelism of hardware. However, a
literal translation of such __syncthreads() calls to CPU, as existing GPU-to-CPU translation
systems all do, often leads to considerable inefficiency.
The problem becomes even more serious when implicit synchronizations are taken into
consideration. Due to the hardware im plem entation of GPU, synchronizations are some
times realized in an implicit manner. In CUDA, every thread warp (32 threads) proceeds
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in lockstep.

In another word, none of the threads can proceed to the next instruction

until all threads in the warp have finished the current instruction.

This default SIMD

execution model is equivalent to th a t there is an implicit warp-level barrier after every in
struction. Due to the prevalence of such implicit synchronizations, a literal translation of
GPU synchronizations to CPU would cause serious efficiency issues. Existing GPU-to-CPU
translation systems typically ignore such implicit synchronizations during the translation;
th a t practice causes even more serious issues: The produced CPU code may be semantical
ly erroneous because of the violation of some d ata dependences maintained by the implicit
synchronizations in the original GPU code (an example is shown in Section 2.2).
In this thesis, we conduct a systematic study on the issue, particularly in the context of compiling fine-grained SPM D-threaded programs (called SPMD-translation in short)
for multicore CPU. We discuss the origin, forms, and performance implications of GPU
synchronization intrinsics, both the implicit (Section 2.2) and explicit (Section 2.4). We
point out a correctness pitfall current SPM D-translations are subject to. By analyzing the
im pact of inter-thread d ata dependences and intrinsics’ semantics in G PU-CPU translation,
we present a comprehensive framework to provide correct and efficient translation,
O ur study uses CUDA as the fine-grained SPM D-threaded programming model for its
broad adoption. We show th a t the treatm ents in current SPM D -translation to implicit
synchronizations are insufficient to guarantee the correctness of the produced programs
(Section 2.2). Through dependence analysis, we reveal the cause of the compromise to
correctness and efficiency and the relations with various types of dependences in a program
(Section 3.1).
Based on the findings, we then develop three solutions (Section 3.1, Section 3.2). The
first is a splitting-oriented approach, which starts with the (possibly erroneous) compilation
result of traditional SPM D -translation, and tries to fix the translation errors by detecting
critical implicit synchronization points, and splitting the code accordingly.

The second

solution is based on simple extensions to prior SPM D-translations. It is merging-oriented.
It treats implicit synchronizations as explicit ones, uses the prior SPM D-translations to
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produce many loops containing one instruction each, and then relies on standard compilers
to reduce loop overhead through loop fusion. We add some remedies to make it handle
thread-dependent synchronizations. The third is based on thread-level dependence graphs
(TLDG) (Section 3.2) and extracts dynamic fine-grained d ata and control dependences.
It relaxes unnecessary synchronization constraints of both kinds, and prunes instructioninstance-level redundant com putations to improve the efficiency of the generated CPU code.
This solution is an universal treatm ent for translating synchronizations on GPU.
We evaluate the techniques on a set of programs th a t contain non-trivial implicit or
explicit synchronizations (Section 5.1). The results show th a t the proposed dependence
analysis and solutions resolve the correctness issue in existing SPM D-translations effectively,
w ith correct and efficient code produced for all tested benchmarks.
Overall, this thesis makes the following main contributions:
• This thesis reveals, for the first time, the impact of implicit and explicit synchroniza
tion on correctness and performance during the compilation of fine-grained SPMDthreaded programs onto CPU, and discusses the limitations of previous GPU-CPU
compilation methods resulting from over-simplified treatm ent of implicit synchroniza
tions and excessively strong constraints on explicit synchronizations.
• Based on this observation, this thesis proposed 2 levels of solutions: a set of coarse
grained dependence analysis based extensions th a t resolves the correctness issue, and
a unified TLDG-based fine-grained dependences analysis and translation framework
th a t both guarantees correctness and brings extra performance gains as well as opti
m ization opportunities.

C hapter 2

P rob lem A nalysis
2.1

Background on C U D A and SPM D -T ranslation

This section provides some CUDA and SPM D -translation background th a t is closely rel
evant to the correctness and efficiency issue uncovered in the following sections of this
chapter.

O v e rv ie w o f C U D A

CUDA is a representative of fine-grained SPM D-threaded program

ming models. It was designed for programming on GPU, a type of massively parallel device
containing hundreds of cores. CUDA is mainly based on the C /C + + language, w ith several
minor extensions. A CUDA program is composed of two parts: the host code to run on
CPU, and some kernels to run on GPU. A GPU kernel is a C function. W hen it is invoked,
the runtim e system creates thousands of GPU threads, with each executing the same kernel
function. Each thread has a unique ID. The use of thread IDs in the kernel differentiates the
d a ta th a t different threads access and the control flow paths th a t they follow. The am ount
of work for one thread is usually small; GPU rely on massive parallelism and zero-overhead
context switch to achieve its trem endous throughput.

E x p lic it a n d Im p lic it S y n c h ro n iz a tio n s o n G P U
types of synchronizations.

On GPU, there are mainly two

Explanations of them relate with GPU thread organization.
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GPU threads are organized in a hierarchy. A number of threads (32 in NVIDIA GPU)
w ith consecutive IDs compose a warp, a number of warps compose a thread block, and all
thread blocks compose a grid. Execution and synchronization models differ at different
levels of the hierarchy.

Threads in a warp run in the single instruction multiple d ata

(SIMD) mode: No threads can proceed to the next instruction before all threads in the warp
has finished the current instruction. Such a kind of synchronizations are called im p lic it
s y n c h ro n iz a tio n s , as no statem ents are needed to trigger them; they are enabled by
hardware automatically. There is another type of synchronization. By default, different
warps run independently.

CUDA provides a function ”__synchthreads()” for cross-warp

synchronizations. The function works like a barrier, b ut only at the level of a thread block.
In another word, no thread in a block can pass the barrier unless all threads in th a t block
has reached the barrier. Such synchronizations are called e x p lic it s y n c h ro n iz a tio n s . In
CUDA, there is no scheme (except the term ination of a kernel) for enabling synchronizations
across thread blocks.
It is worth noting th a t in CUDA, control flows affecting an explicit synchronization
point must be thread-independent—th a t is, if the execution of a synchronization point
is control-dependent on a condition, th a t condition m ust be thread-invariant. In another
word, “__synchthreadsQ” cannot appear in a conditional branch if only p art of a thread block
follows th a t branch. This constraint, however, does not apply to implicit synchronizations:
They exist between every two adjacent instructions; there is no exception. This difference
causes some complexities for treating implicit synchronizations by simply extending current
solutions to explicit synchronizations, as we will show in Section 3.1.

S P M D - T r a n s la tio n

The goal of SPM D -translation is to compile fine-grained SPMD-

threaded programs to code acceptable by other types of devices. MCUDA [13, 12] is a
recently developed compiler for SPM D-translation. For its representativeness, we will use
it as the example for our discussion.
MCUDA is a source-to-source compiler, translating CUDA code to C code th a t run

on multicore CPU. Its basic translation scheme is simple. For a given GPU kernel to be
executed by N b thread blocks, MCUDA creates N b parallel tasks, with each corresponding
to the task executed by a thread block in the GPU execution of the program. A generated
parallel task is defined by a C function (called a CPU task function), derived from the GPU
kernel function: Each code segment between two adjacent explicit synchronization points
(including the beginning and ending of a kernel) in the GPU kernel function becomes a
serial loop in the CPU task function. Each of such loops has B iterations (B is the number
of threads per GPU thread block), corresponding to the GPU tasks of a thread block.
Figure 2.1 shows an example (with some simplifications for illustration purpose).
void kernel_f(..., cid){
„ d d . th e jd o f th e c p u thread

7 B: thread block size

s = cid*B;
for (i=s;i<s+B. i++){

— global— void kernel_f(...){
//w o rk l

_

//w o rk I

synthreads();

j

//w ork 2

for (i=s; i<s+B; i++){
//w o rk 2

}

’’’

}
(a)

GPU kernel

(b) G enerated CPU function

F igure 2.1: Illustration of MCUDA compilation.
It is easy to see th a t the translation keeps the semantics of explicit synchronizations:
No instruction after a synchronization point (e.g., the second loop in Figure 2.1) can run
until all instructions before the synchronization point (e.g., the first loop in Figure 2.1)
have finished. MCUDA gives appropriate treatm ent to local and shared variables, branches
(e.g., break, continue, etc.), loops, and some other complexities in a kernel. In a parallel
execution on CPU, the N b parallel tasks will be assigned to CPU threads appropriately to
achieve high performance.
From now on, we call the SPM D -translation represented by MCUDA as the basic SPMDtranslation.

As seen, MCUDA ensures correct treatm ent to explicit synchronizations in
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a kernel through loop fission. However, as all existing SPM D -translation tools, MCUDA
ignores implicit synchronizations in a kernel, which may cause erroneous translation results,
as discussed next.

2.2

A C orrectness P itfall

We first use a simple, contrived example to explain the correctness issue th a t current SPMDtranslations are subject to because of implicit synchronizations.
Suppose th a t the ’’w ork!” in Figure 2.1 contains the following statem ent
SI: if (tidj warpSize) {A[tid] + = A[tid+1]; B[tid+1] = A[tid+1];},
where, tid is the ID number of the current GPU thread. In the default MCUDA compi
lation, this statem ent will remain unchanged in the generated code (Figure 2.1 (b)) except
th a t the tid will be replaced with the thread loop index variable i.
Recall th a t threads in a warp proceed in an SIMD manner. So for statem ent SI in
a G PU execution, no instance of ”B[tid] = A[tid+1]” will be executed until all instances
of ” A [tid] + — A[tid+1]” finish. The implicit synchronization between the two statem ents
hence ensures th a t the updates to the elements in B (except B [w arpSize + 1]) come from
the new values of A. However, because MCUDA neglects the implicit synchronization, the
generated CPU code fails to m aintain the semantics: Each iteration of the first loop would
copy the old value of an element of A to B .
Such a reliance on implicit synchronizations appears in some commonly used GPU
applications.

An example is the parallel reduction program in the CUDA SDK [3]. It

computes the sum of an input array. The execution of a thread block computes the sum
of a chunk in the input array. The algorithm is the classic tree-shaped parallel reduction
algorithm, as shown in Figure 2.2 (a). Each middle level of the tree corresponds to one step
in the reduction and computes the partial of the sum.
Figure 2.2 (b) shows a piece of code from the GPU kernel of the reduction program in
CUDA SDK. Each iteration of the ’’for” loop corresponds to the reduction at one level of
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the tree. Because of the dependences between levels, an explicit synchronization appears
at the bottom of the loop body.
/ / s[]: con tain s input data
for (i=blockSize/2; i>32; i » = l ) {
if (tid < 1)
s[tid] +=
s[tid + l];
syncthreadsQ ;

}
if (tid<32){
s[tid] += s[tid+32];
s[tid]
s[tid]
s[tid]
s[tid]

+=
+=
+=
+=

s[tid+16];
s[tid+8J;
s[tid+4];
s[tid+2];

s[tidj += s[tid + l];

}
(a) Algorithm

(b) Kernel function

F igure 2.2: Parallel reduction with implicit synchronizations used. (Assuming warp size=32, block
size>= 64.)
The six lines of code below the ’’for” loop in Figure 2.2 (b) are for the bottom six levels of
reduction. Even though dependences exist among these levels, there are no synchronization
function calls among the six lines. This is not an issue because only the execution of the first
warp m atters to the final result and there are implicit intra-warp synchronizations already.
The m otivation for GPU programming to leverage implicit synchronizations is com put
ing efficiency. For instance, the way in which the final six levels of the reduction tree are
implemented comes from optimizations. In an earlier version of the reduction in CUDA
SDK, they are actually the final six iterations of the ’’for” loop (whose loop header is in a
form ’’for (i=blockSize/2; i>0; i > > —1)”). The optimized form saves loop index com puta
tion, invocations to the explicit synchronization function, and unnecessary synchronizations
across warps. These benefits yield 1.8X speedup as reported by NVIDIA [15].
Because of such large performance gains, similar exploitations of implicit synchroniza
tions are common in some im portant, high-performance programs (e.g., sorting, reduction,
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prefix-sum, etc.). Current SPM D-translations lack not only the capability to treat such
synchronizations systematically, b u t also the functionality to detect such critical implicit
synchronizations, hence jeopardizing their soundness and practical applicability.

2.3

Error from Insufficient Preservation o f G P U T hreads’
M ask

In the scenario where different threads in a warp diverge, GPU threads execution are serial
ized and the sets of threads th a t follow each p ath have to be enum erated individually. Since
SIMD model dictates th a t each thread executing exactly the same instructions, the threads
not designated to enter a certain p ath will be masked off and therefore will not commit their
execution result to the shared memory. On GPU, such mask is implemented in hardware
and managed by CUDA runtim e to ensure its correctness through out this process, and
any instructions executed after the diverge point should not be able to modify the mask.
However MCUDA incorrectly assumes th a t synchronization points are thread-independent,
which holds for explicit synchronizations, b u t not for implicit synchronizations. Figure 2.3
exemplifies this problem. Consider th a t warp size is 2, and the initial values of A, B , P are
A — {—1,1}, B — {2,2}, P = {1,0}. In the original GPU execution, only the second thread
goes back to L and fo r only once, the computing results are A — { 1,2} and B = {1,0}. B ut
the execution of the CPU code will go back to L twice and produces results as A = {1,3}
and B = {0,0}.

2.4

Efficiency Issue

In MCUDA, the common approach to transforming GPU __syncthreads() into equivalent
CPU code is to im itate the strict intra-block barrier via loop splitting. This approach relies
on the 2-level nested loop structure created during the kernel transformation. While the
outer grid level loop remains unaffected, the inner block level loop should be split exactly
at the location of the __syncthreads() call.

Hence each innerm ost loop contains only 1
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LI:

A[p[tid]]++;
B[tid]
if (A[tid]>0 && B[tid]>0)
goto LI;

(a) GPU code

11W: warp size
LI: for (tid=0; tid<W-1; tid++)
A[p[tid]]++;
for (tid=0; tid<W-1; tid++)
B[tid] —;
for (tid=0; tid<W-1; tid++)
if (A[tid]>0 && B[tid]>0)
goto LI;
(b) Generated (erroneous) CPU code

F igure 2.3: Original GPU thread mask modified during cpu iterations,
synchronization-free code block th a t iterates through all threads th a t need to execute it.
Intuitively, this solution tries to m aintain the execution order in the original GPU code on
a coarse granularity, and its very slight code modification makes it both easy to implement
and test. However, as discussed below and in following section, this loop splitting approach
is neither efficient nor guaranteed correct.
Figure 2.1 illustrates the translation scheme implemented in MCUDA. The kernel bodies referred to as workl and work2 in (a) are w rapped into CPU loops in (b), essentially replacing GPU thread scheduling with CPU loop iterations. Note the substitution of
__syncthreads() with loop splitting.
The constraints followed by loop splitting approach is unnecessarily strict, and a closer
investigation shows th a t there are much space for relaxation in the strictly im itated block
level synchronizations. Some of the issues are:
• I n tr o d u c tio n o f a d d itio n a l lo o p o v e rh e a d . The __syncthreads() takes advantage
of the hardware barrier function units on GPUe. Loop splitting, on the other hand,
creates a small loop th a t on only contains one synchronization-free code block for every
block. W hen the grid size becomes large(and they often do), the linearly increasing
loop overhead soon becomes significant.
• E x c e ssiv e ly s tr o n g s y n c h ro n iz a tio n . The efficient synchronization and uniform
SIMD execution model makes it attem pting to skip fine-grained d ata dependence
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analysis during the coding of GPU kernels, and insert __syncthreads() wherever it
might be needed.

This is a valid strategy in GPU programming simply because

it ’s light- weight and usually th ere’s no better ways to enforce sequentiality readily
available. Under this rationale a large number of _syncthreads() calls are placed where
there can be more flexible solutions if the same kernel is to be translated onto CPU.
For example, in one of our benchmarks, CG-CUDA, 23 __syncthreads() invocations
were used in a kernel with only 170 lines of code. Consider the loop structure th a t
surrounds these sychronizations, the number of their dynamic instances at runtime is
alarming.
• F ix e d lo o p ite r a tio n o rd e r. While the CUDA runtim e and hardware scheduler
ensures the correctness of __syncthreads() stalled threads, the execution order of those
threads are not defined, and is solely dependent upon runtim e scheduling.

Such

dynamic design provides enough flexibility in the order of job instances execution,
and is essential to better memory latency hiding and d ata locality. The loop splitting
approach, however, dictates a static order job instances, and all spaces for further
optimizations are lost.
The reason for all three issues result from the inappropriate treatm ent of synchroniza
tions. For implicit synchronizations, the key is to understand the the difference in semantic
implication against explicit synchronizations. Implicit synchronizations exist everywhere,
hence the explosion of the number of created loops; implicit synchronizations can be threaddependent, hence the second issue. For explicit synchronizations, the excessively strong con
straints on GPU calls for a flexible and efficient translation th a t preserves only the exact
necessary synchronization constraints intended by the GPU programmer
To accommodate these issues, it is im portant to have a scheme to identify the actual
semantics of critical synchronizations and generate code maintaining the exact semantics
w ithout introducing too much overhead.
A system atic dependence analysis is im portant for meeting both conditions. Traditional
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dependence analysis offers many insights, b u t are not directly applicable as they consider
no relations between d ata dependence across SIMD thread groups and the semantics and
properties of GPU synchronizations. We next present a systematic analysis of the relations,
and then describe several derived solutions to both implicit and explicit synchronization
problem.

C hapter 3

D ep en d en ce A nalysis
In this chapter we employ reference level and instance-level dependence analysis techniques
to identify implicit synchronizations th a t might pose a hazard in previous approaches, and
discuss several solutions to resolve such hazards.

3.1

Coarse Grained A nalysis

This section examines the relations between various dependencies and compilation correct
ness related to implicit synchronizations. The reveal of these relations lays the foundation
for identifying and appropriately treating critical implicit synchronizations.
For simplicity of explanation, our discussion in this p art concentrates on a segment
of kernel code C th a t contains no explicit synchronizations. Explicit synchronizations are
already handled by the basic SPM D-translation. Because implicit synchronizations only
apply to threads within a warp, we will restrict our discussion to the execution of C by a
warp.
O ur strategy for coarse-grained dependence analysis is to first use the default (prob
lematic) SPM D -translation scheme, as described in Section 2.1, to derive a sequential loop
L from C, and then conduct dependence analysis on L. This strategy circumvents the
complexities in dealing w ith the m ultithreading behaviors in the original GPU code C.
From Section 2.1, we know th a t L essentially takes C as its loop body and adds a
15
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surrounding loop for iterating through threads. (This loop is called a thread loop.) W ith only
one warp considered, the loop index values span from 0 to w a rp S ize — 1. All appearances
of thread id in C are replaced w ith the loop index variable.
We say th a t L is correct if its executions on a CPU always produce the same results as the
corresponding GPU executions of C do. Because L neglects all implicit synchronizations
in C, instructions may be executed in an order different from the GPU execution of (7,
hence causing errors. Apparently, if there are no d ata dependences in L, there is no need to
observe the implicit synchronizations: All execution orders produce the same results. D ata
dependences are the key factor for analysis.
Considering the properties of GPU executions, we introduce the following term s and
notations (mostly derived from traditional terminology) to be used in our proposed depen
dence analysis.

[0]:

rpn(A )=0;

rp n (B )= l;

rpn(C )=2;

a = b+c

rpn(D )=3;

rpn(E)=4;

rpn(F)=5

F igure 3.1: Examples for the reverse postorder (rpn) of basic blocks and the sequence numbers
(enclosed by “[]”) of instructions.
T erm s and N o ta tio n s
• Reverse Postorder of Basic Blocks in L. Following the traditional compiler term i
nology, we use postorder to refer to the order th a t basic blocks are last visited in
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a depth-first search on the control flow graph of L. A reverse postorder is simply
the reverse of a postorder. For SPM D-translation, however, we add the constraint
th a t when the possible order of two blocks is not unique (e.g., sibling branches), the
leftmost block has the precedence. (W ithout loss of generality, it is assumed th a t
the CUDA compiler ensures th a t code block layout follows such a left-to-right order.)
This constraint is useful for dependence analysis because the order in which a GPU
thread warp traverses basic blocks, is consistent with this reverse postorder due to
their SIMD execution mode. Roughly speaking, reverse postorder is a top-down order
on a control flow graph but with branches and back-edges appropriately handled. We
use rp n (B ) to represent the reverse postorder number of a basic block B . Figure 3.1
shows an example.
• Sequence Number. Each statem ent in L has a distinctive sequence number. Let S\
and S 2 be two instructions in basic blocks B \ and B 2 respectively, and n \ and n 2 be
the sequence numbers of the two statem ents. If B \ — B 2 , n \ < n 2 if and only if «Si
precedes S 2 in the block. If B \ ^ B 2 , n \ < n 2 if and only if rp n {B \) < rp n fi^ )- An
example is shown in Figure 3.1. We use sn (S ) for the sequence number of a statem ent
S. The sequence numbers cover all instructions in L and gives them a single order th a t
is consistent w ith the execution order of the instructions in GPU when back-edges are
not considered (loops are treated through dependence vectors). Such an order offers
conveniences for dependence analysis as shown later in this section.
• Dependence Distance Vector. This term is the same as in the traditional dependence
theory [5]. Roughly speaking, it is the difference between the iteration vectors of two
statem ents when they access the same memory location. Elements in an iteration
vector (from left to right) corresponds to the loops enclosing the statem ent (from out
ermost to innermost). The value of an element is the index value of the corresponding
loop. For example, the dependence distance vector from SI to S2 in the right graph
of Figure 3.2 (j) is (1, —2,1), where, the three elements correspond to the loops tid,
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i, and j respectively. (It is im portant to note th a t the elements take the loop order
rather th an the array index order.) Only the loops enclosing both statem ents are
considered in their dependence distance vectors.
• Dependence Sign Vector. It is ju st the results after a sign function is applied to the
elements in a dependence vector. For instance, the dependence sign vector for the
right graph of Figure 3.2 (j) is (1, —1,1). If there are multiple dependences between
two statem ents and their dependence sign vectors differ,

can be used to represent

the difference. For instance, two vectors (—1,0,1) and (1,0,1) can be represented
with one (*, 0, l) .1
• Preserved Dependence. This term is identical to its traditional definition. A depen
dence between S \ and S 2 is preserved after a transform ation if the access order to
common memory locations by the two operations remain the same as in the original
program.
• Critical Dependence. A dependence is critical if it cannot be preserved after the basic
SPM D-translation.
• V (i : j) . We use V (i : j ) to represent p art of a vector (i.e., V { i,i- \- 1, • • • ,.?)), and use
V (i) for V (i : i).

S P M D -T ra n sla tio n D ep en d e n c e T h eo rem

W ith the defined terms, we describe the

following theorem, which offers the foundation for identifying critical dependences and im
plicit synchronization points for SPM D-translation. (Notations L and C have been defined
at the beginning of this section.)
T h eo rem 3.1 SPM D-Translation Dependence Theorem: Let S i and S 2 be two statements
in L and s n (S \ ) < sn (S 2 )- Let d be a data dependence from S \ to S 2 in C. Let v be the sign
vector of the data dependence in L that corresponds to d. The dependence d is preserved in
*We use dependence sign vectors rather than traditional dependence direction vectors because the former
is more intuitive and clear than the latter.
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L if at least one of the following conditions holds:
(1) „ (l) = = 0;
(2) there are no non-zero element in v(2 : |u|) & u (l) < 0;
(3) 'i'(l) equals the first non-zero element in v(2 : |i>|) and that element is not
We now outline the proof of the theorem.

We start w ith the first condition.

The

condition v (l) = = 0 indicates th a t between S \ and S 2 , there is no d ata dependence carried
by the thread loop in L, which suggests th a t between S \ and S 2 , there is no d ata dependence
among threads in the execution of C. The neglect of the implicit synchronizations between
the two statem ents in L hence affects no inter-thread d ata dependences. Graphs (c) and
(d) in Figure 3.2 exemplify th a t the correctness holds regardless the remaining elements of
v.
For the second condition, because there is no non-zero element in v(2 : |u|), between S i
and S 2 there must be no d ata dependences carried by any loop in C. Because of the SIMD
execution mode and sn (S i) < s n (S 2 ), in one iteration of the common loops in C enclosing
both 5 i and S 2 , executions of S i by all threads in a warp must finish before any execution
of S 2 starts during the execution of C on GPU. Therefore, if there are d ata dependences,
S i m ust be the source and S 2 m ust be the sink in the GPU execution of C. The condition
v ( l) < 0 ensures th a t th e same dependence relation holds in th e execution of L on CPU.
Graphs (a) and (b) in Figure 3.2 illustrate such cases, while graph (g) shows a counter
example.
To see the correctness of the third condition, we note th a t the appearance of non-zero
elements in v(2 : |u|) suggests th a t some loop(s) in C carries d ata dependences between S i
and S 2. The direction of the dependence during the execution of C on GPU is determined
by the first non-zero element in v(2 : |i>|). While for L, it is th e first non-zero element in
v th a t determines the dependence direction between S i and S 2 in the execution of CPU.
Therefore, the third condition ensures th a t the dependence direction remains the same
between L and C. G raphs (e) and (f) in Figure 3.2 dem onstrate th a t the correctness holds
regardless the exact dependence directions between S i and S 2 , while Figure 3.2 (h) shows
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a counter example.
S I:
S2:

A [tid+ 1 ]= ...;
... = A [tid];

S I:
S2:

fo r (i=...){
A [tid + l][i]= ...;
... = A [tid][i];

}
(a)

v = ( -l)

f o r (!=...){
S I: A [tid ][i]= ...;
S2: ... = A [tid + l][i];

}

fo r (i=...){
S I: A [tid ][i+ 1 ]= ...;
S2: ... = A [tid][i];

}
(b)

v = (-1 ,0)

f o r (!=...){
f o r (j=...){
S I:
A [tid ]D ][i+ 2 ]= ...;
S2:
... = A [tid + l]D + l][i];

fo r (i=...){
A [tid ][i]= ...;
... = A [tid][i+ 1];

}
(c)

v = (0 ,-l)

}}

v = (0,1)

(i) v=(-l,*)

fo r (i=...){
S I: A [tid ][i]= ...:
S2: ... = A [tid + 2 ][i+ l];

fo r (!=...){
A [tid + 2 ][i+ l]=
... = A [tid][i];

}
( e ) v = ( - l .- l )

fo r (i=...){
fo r 0=...){
S I:
A [tid][j][i+ 2] = ...
S2:
... = A [tid + l][j+ l][i]

}}
(h) v = ( l , - l . l )

S I:
S2:

}
(d)

fo r (i = l ; i < A [ t id + l] ; i+ + ) {
S2:
A [tid] = ...;

}}

(g )v = (I.O )

S I:
S2:

( f ) v = ( l ,l )

fo r (tid=...){
fo r (i=...){
S I:
S2:

»}

fo r Q=...){
A [tid][j][i+ 2] = ...
... = A [tid + l][j+ l][i]

_______

(j) P rio r (p ro b le m a tic ) S P M D -tran slatio n o f c o d e (h)

F igure 3.2: Examples for demonstrating the SPMD-Translation Dependence Theorem. The code
segments (a) to (i) are examples of GPU kernel code. The captions show the dependence sign vectors
of their corresponding CPU code produced by the basic SPMD-translation, as illustrated by graph
(j). Only the dependences in graphs (g,h,i) are critical for SPMD-translation. (Loops are assumed
to have been normalized with indices increasing by 1 per iteration; elided code has no effects on
dependences.)
Two notes are worth mentioning. First, the theorem and proof do not distinguish lo
cations where the dependence appears. So they hold regardless whether the dependence
appears in a thread-dependent branch. For example, the statem ent S2 in Figure 3.2 (i) is in
a thread-dependent branch—different threads in a warp may run the “for” loop for differ
ent numbers of iterations. The dependence sign vector is (-1, *) from the loop conditional
statem ent, “i < A [tid+ 1]” , to S2. It meets none of the three conditions in the theorem, in
dicating th a t such a dependence is critical and the basic SPM D -translation cannot preserve
it.
Second, the SPM D-Translation Dependence Theorem mentions no dependence types.
It is easy to see th a t the theorem holds no m atter whether the d ata dependence is a true
(read after write), anti- (write after read), or output (write after write) dependence.

Im p lic a tio n s to S P M D - T r a n s la tio n

The SPM D-Translation Dependence Theorem has

three implications.
First, it facilitates the detection of SPM D -translation errors. Based on the theorem, a
compiler will be able to examine a program generated by a basic SPM D -translation and
tell whether it may contain d ata dependence violations.
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Second, it lays the foundation for the detection of critical dependences and im portant
implicit synchronization points (i.e., those affecting the correctness of the basic SPMDtranslation), by revealing dependences meeting none of the three conditions. Section 3.1
will describe how this implication translates into a systematic detection scheme for critical
implicit synchronizations.
Finally, the theorem provides the theoretical guidance for using loop transform ations
to fix certain errors in the basic SPM D-translations. For instance, as described earlier,
the default SPM D -translation to the code in Figure 3.2 (g) yields a dependence vector
v = (1,0), satisfying none of the three conditions, and hence indicating the error of the
translation.

However, it is easy to see th a t a simple reversal of the thread loop index

in the CPU code turns the dependence vector into v = (—1,0), which meets the second
condition of the theorem, and the dependence from SI to S2 in the GPU code is preserved.
Following chapter will show how this implication can be systematically exploited during
code generation in SPM D-translation.

3.2

Fine G rained A nalysis

In this section we propose a systematic dependence analysis approach based on thread-level
dependence graphs(TLD G ). The purpose of TLDG is to capture cross-thread dependences.
We first introduce TLDG and then describe the use of this graph for code generation.
W ithout loss of generality, we first assume th a t the target code region for our following
analysis meets the following two conditions: (1) It contains no loops; (2) the execution
patterns of all blocks on th a t region are identical or the region is executed by only one block.
These assumptions are for simplicity purpose, i.e. previous frameworks are fully capable
of dealing w ith such additional complexities, so the assumption can be easily eliminated
w ithout m ajor adjustm ent to our framework.
The TLDG of a code segment may contain a number of separate graphs as some state
ments have no dependences on others. For a loop inside a kernel, the loop is fully unrolled
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when building the TLDG. (As CUDA is a fine-grained SPM D-threaded programming mod
el, most GPU kernels do not have extremely large loops inside.) For loops with unknown
trip-counts, the approach handles the loop separately in a way similar to the approach
described in the previous section.

3.2.1

C on stru ction o f TL D G

The TLDG is a directed graph constructed based on the d ata and control dependences in
the CUDA code, w ith awareness of the semantics of the w arp/block logical hierarchy and
synchronizations. TLDG reflects the dynamic dependence p attern during the execution of
a GPU block.
To generate the node set of TLDG, we focus only on those statem ents th a t access shared
d ata (e.g. arrays) from different threads in the warp or block. The first step of TLDG
construction is breaking the statem ents into load/store references. We then divide the GPU
code into D ata Reference Units (DRU), each containing exactly 1 reference to shared data.
Such DRUs will be the basic execution and scheduling unit in further transformations. Each
DRU maps to a node, and each node is marked by the array reference in its corresponding
DRU. There is no designation on which DRU all other private com putation statem ents
should belong to, so they are attached arbitrarily to an adjacent node. Therefore the entire
code of 1 GPU thread is partitioned into a list of nodes. We then repeat such list by the
number of threads in the block, so th a t each dynamic instance of each DRU has its own
node to be m apped on. Therefore the node set of TLDG is always formed by repeating its
own “base” subset, and each node m apped to its dynamic instance of DRU.
Next task is to connect the nodes via directed edges, where each edge n \ —>n 2 represents
1 of 2 possibilities:
• There is a control dependence from n \ to

77,2 ,

when both nodes come from the same

thread, or
• There is a d ata dependence from n \ to

712

coming from either same or different threads,
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where the type of d ata dependence could be either true, anti or output.
Note th a t nodes constructed from the same DRU are always executed simutaneously on
GPU; and since there are no loops in the code, dependence edge can not point from a later
DRU to an earlier DRU. Thus if we layout the nodes into a m atrix, w ith the thread id
increasing along the horizontal direction and the time stam p of each DRU being executed
increasing along the vertical direction, then there should never exist edges pointing upwards.
Such static dependence analysis is done for each DRU against all DRUs after it in the
G PU timeline. Since most array indices fall into the category of compile time known values,
static analysis is capable of handling the common cases with m oderate overhead. Detecting
dependences resulting from dynamic array indices is also doable by marking all potentially
overlapping accesses as dependent access.

Such extension might introduce unnecessary

edges into TLDG, b u t the simplicity of this solution makes it still worthwhile.

(a)

if (blockSize >=
if (blockSize >=
if (blockSize >=

(b)

//n o d e 0
if (blockSize
//n o d e 1
if (blockSize
//n o d e 2
if (blockSize
//n o d e 3
if (blockSize
//n o d e 4
if (blockSize
//n o d e 5
if (blockSize

8) sdata[tid] += sdata[tid + 4];
4) sdata[tid] += sdata[tid + 2];
2) sd a ta [tid ]+= sdata[tid + 1];

>= 8) (tempBuf[tid] = sdata[tid+4];}
>= 8) (sdata[tid] =+ tempBuf[tid];}
>= 4) (tempBuf[tid] = sdata[tid+2];}
>= 4) (sdataftid] += tempBuf[tid];}
>= 2) (tem pBuf[tid] = sdata[tid+l];}
>= 1) (sdata[tid] += tempBuf[tid];}
TO

T1

T2

T3

T4

T5

T6

T7

(c)

F igure 3.3: (a). The original statements in CUDA SDK source code. (b). Statements broken
into references, each forming a DRU. (c). The intra-thread and inter-thread edges of the TLDG
constructed from (b).
Figure 3.3 (c) shows the TLDG constructed from the last 3 unrolled statem ents CUDA SDK reduction code in figure 3.3 (b), where each DRU consists only 1 array reference
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extracted from the original source code in figure 3.3 a. Nodes from the same thread are
aligned along the vertical direction. For easier comprehension, the nodes are arrange in the
aforementioned p attern such th a t along the top-down direction, they reflect the actual time
line of the original GPU execution of each block, and along the left-to-right direction, the
index of all the homogeneous threads is increasing. An n atural result of such arrangem ent
is th a t all dependences in the graph are pointing from a higher positioned node to a lower
one, e.g. there are no cycles in the graph. Therefore the blocks connected by dependence
edges essentially form a partially ordered set, and the CPU translation of this code region
is equivalent to the serialization of this set, which can be further reduced to finding one of
the topologically sorted sequences of nodes th a t yields best CPU performance.

C hapter 4

Solutions
This chapter first presents several low-overhead approach to solve the correctness issue in
the translation of implicit synchronizations. Then we present a TLDG-based approach th a t
is capable of dealing w ith both implicit and explicit synchronizations, and discuss further
optim ization techniques of this approach, e.g. redundancy removal and code size reduction.

4.1

C oarse-G rained Solution

This section presents two solutions for handling implicit synchronizations.

The first is

based on the statement-level dependence analysis revealed in Section 3.1. The second is
based on the simple extension described in Section 3.2, with the correctness issue on threaddependent conditional branches addressed. The second solution is developed as the baseline
for efficiency comparison.

4.1.1

Solu tion 1: A D ep en d en ce-B ased Splittin g-O riented A pproach

The first solution to implicit synchronizations is based directly on the SPMD-Translation
Dependence Theorem. It consists of six steps to be conducted by compilers.
• Step 1: Apply the basic SPM D -translation to obtain thread loops for each code seg
ment bounded by explicit synchronizations. Let L S represent the set of thread loops.
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• Step 2: E xtract a loop L from L S , compute the dependence sign vector from every
statem ent (S ) in L to all other statem ents in L th a t have a sequence number greater
than th a t of S.

Statem ents th a t access only thread-local d ata do not need to be

considered in this step.
• Step 3: Based on the vectors, the dependences are classified into four sets: the intra
thread set I, inter-thread but benign set

inter-thread but reversible set R , and

inter-thread critical set K . Let d represent a d ata dependence and v be its dependence
sign vector. The classification rules are as follows: v E I if v(l) —= 0; v E B if v
satisfies either condition 2 or 3 in the SPM D-Translation Dependence Theorem; v E R
if the dependence can tu rn into a benign dependence when the index of the thread
loop gets reversed; K consists of all other d ata dependences.
• Step 4: If R = = K = = 0, the compilation is correct; go to Step 6.
• Step 5: Use the algorithm in Figure 4.1 to replace L with a sequence of loops; each
loop has (w arpS ize — 1) iterations and executes sequentially.
• Step 6: If L S ^ <j>, go to Step 2.
The algorithm used in Step 4 is based on two insights. First, as Rule 2 reveals, the loop
form of a kernel is correct if it has only downward dependences, its loop index spans from 0
to (w arp S ize —1), and it runs sequentially. Second, let loop L be the loop form of a kernel
and L contains only upward dependences. Let L be a reverse form of L —th a t is, it has the
same loop body as L does b ut its loop index takes a reverse order. Then, the sequential
execution of L m ust be correct because reversing loop index turns all upward dependences
into downward dependences.
W ith the two insights, we explain the algorithm in Figure 4.1 based on an example shown
in Figure 4.2. For simplicity of explanation, we first assume th a t there are no condition
branches or loops in the kernel. The algorithm uses two sets, Sd and S u to track statem ents
th a t have been visited.

At the beginning, th e two sets are empty.

Given a CFG, the
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// SK: set o f statements involved in critical dependences
II SB: set o f statements involved in benign dependences
IISR: set o f statements involved in reversible dependences
Sa = Sd = 4>;

while (s = nextStatement()){ // in order o f sequential numbers
if (se SK || (se SB && se SR){
createLoop_asc(Sa);// with ascending loop index
createLoop_des(Sd); I/with descending loop index
createLoop_asc(s);
Sa = Sd = <j>;

}
else if (se SR)
Sd.add(s);
else
Sa.add(s);

}

createLoop_asc(Sa); // handle the final remaining statements if any
createLoop_des(Sd); // handle the final remaining statements if any
Figure 4.1: Algorithm for step 5 in Solution 1.
algorithm traverses the graph in an order as follows: All back edges are ignore; a node is
not visited until all its predecessors have been visited.
During the traverse, if a statem ent s involves downward dependence only, it is p ut into
Sa; if involving upward dependence only, it is put into S u. If it involves both types of
dependence, the algorithm generates a loop for the current Sd (with an increasing loop
index), a loop for the current S u (with an decreasing loop index), and then a loop for s
itself (with an increasing loop index; decreasing works too). This code generation ensures
th a t the dependences of the original kernel can be observed. An example is the statem ent
S 5 in Figure 4.2. After the code generation, both Sd and S u are reset to empty.
The fifth step deserves some further explanations. It tries to fix dependence violations
caused by the basic SPM D -translation. Its basic strategy is to split a problematic loop at
some critical implicit synchronization points. These points are those statem ents involved
in dependences belonging to either K or both B and R. In both cases, simple loop reversal
is insufficient to fix the dependence violations. It uses set S a to record statem ents th a t
involve no inter-thread dependences or only benign dependences, and uses set Sd for those
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involving inter-thread reversible dependences. At a splitting point, it creates a thread loop
with an ascending index to enclose all statem ents in 5 0, and a loop w ith a descending
index to enclose all statem ents in Sd, and then puts the current statem ent into a single
loop (which is likely to be unrolled in later optimizations). Both S a and Sd are then set to
empty. Figure 4.1 illustrates the algorithm.

//W : warp size
for (i=W -1; i>=0; i- ) {
> : control flow edges
: reversible dep en dence
> : benign d ep en dence
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B[i] =

52
53

B[i+16] = ...
... = A[i]

}
S4:

for (i=0; i<W ; i++){
... = A [i+ 16]

}

SI: B[i] = ..
S2: B[i+16]

A[i]
A [i+ 16]

S5:

if (...){
for (i=0; i<W ; i++){
A [i+8] = ...

}
}
S5:A[i+8]

S6: C[i+8]
S6:

if (...){
for (i=0; i<W ; i++){
C [i+8] = ...

}
}

S7:C [i]
S7:

for (i=0; i<W ; i++){
C[i] = ...

}
(a) CFG o f original kernel co d e

(b) G enerated co d e

F igure 4.2: An example for Solution 1.
C o n tro l D e p e n d e n c e s

Certain constructs (e.g., if-else and loops) cause control depen

dences. We first briefly explain the treatm ent to constructs with conditional branches. If the
CFG contains branches as exemplified by 55 and 56 in Figure 4.2, statem ents in a branch
are treated similarly as the other statem ents, except th a t each of them are appended with a
condition check at the front (e.g., 55 becomes “if (...) A [i+8]=...”). The condition to check
is the boolean value checked in their enclosing “if” condition. Turning the statem ents into
predicated statem ents creates much flexibility for code generation. Some bookkeeping is
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needed if the condition is subject to change in the conditional branch. Condition hoisting is
then used to refine the generated program (e.g., “for (){ if (b) A[i+8]=...; if (b) A[i]=...;}”
turns into “if (b) { for (){ A[i+8]=...; A[i]=...;}}” ).
For loops, no special treatm ent is necessary if their bounds are thread-independent or the
loops contain no statem ent th a t involves an inter-thread critical dependence. Otherwise,
some bookkeeping and code replication are needed as illustrated in Figure 4.3.

In the

example, there is a critical dependence between the first statem ent and the “if” condition.
A complexity is th a t in the execution by a GPU warp, due to the SIMD mode, once a thread
fails the “if” check, it won’t check th a t condition again. The introduction of the assistant
array, _cnt[], is to m aintain such a property.
The code generation involves some necessary variable renaming (e.g., “i” becomes “iArr[]” in Figure 4.3) similar to the practice of prior SPM D-translations [13, 12].

LI:

i=0;
A [tid + 1 ]=...;

LI:

_ a lld o n e = 1 ;
fo r (tid = ...){ / / u p d a te t h e c u r r e n t sta tu s

i++;
if (i< A [tid ]) g o t o LI

if (i< A [tid ] & _ c n t[tid ])
_ a lld o n e = 0;
e ls e
_ c n t[tid ] = 0;

}
/ / _ c n t[tid ]: th rea d tid sh o u ld c o n tin u e o r n o t
// _ a lld o n e : all th r e a d s a re d o n e o r n o t
fo r (tid = ...) iA rr[tid ]= 0;
fo r (tid = ...){

if (_ a lld o n e = = 0 ) {
fo r (tid = ...){
if (_ c n t[tid ]> 0 ){
A [tid + 1 ]= ...;
iA rr[tid ]+ + ;

A [ t id + 1]=...;
iA rr[tid ]+ + ;
_ c n t[tid ] = I;

}

}
}

v/

g o t o LI
>

F igure 4.3: Illustration of translating a GPU loop with thread-dependent critical implicit synchro
nizations into CPU code.
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4.1.2

Solu tion 2: A M erging-O riented A pproach

The second solution is based on the simple extension described in Section 3.1 with the cor
rectness issue fixed. It treats all implicit synchronizations as explicit ones and uses the basic
SPM D -translation for code generation. For thread-dependent implicit synchronizations, it
uses the technique similar to the handling of controldependences in solution 1(at the end
of Section 4.1.1) to ensure correctness. The only difference is th a t it creates a loop for each
statem ent. It then relies on the default loop fusion in compilers to reduce loop overhead.
We develop this solution to serve as the baseline for our comparisons.

4.2

Fine-G rained Solution

In this section, we introduce a TLDG-based code generation scheme th a t are capable of
dealing with both implicit and explicit synchronizations. Instead of treating a statem ent as
a unit for dependence analysis, it distinguishes individual instances of a statem ent. As a
fine-grained approach, it analyzes the relations among all instances of the statem ents, and
exposes detailed dependence information, hence offering opportunities for exploiting both
intra-thread parallelism and tem poral locality.
w h ile G n o t em p ty
f o r each node N
i f N .in D e g = 0 / / i n c l u d e n o d e s w i t h no i n c o m i n g
ro u n d Q u e u e . p u sh (N)
f o r ea c h ed g e E o u tg o in g fro m N
d e l e t e E fro m G
d e l e t e N fro m G
ro u n d Q u e u e . s o r t (N)
o u t p u t C o d e . a p p e n d ( ro u n d Q u e u e . c o d e G e n e r a t i o n Q )

edges

F igure 4.4: Pseudo code for round-based code generation
Our goal is to break the previous grid-level and block-level nested loop structure, and
generate equivalent CPU grid level loop body directly from scratch. Specifically, we serialize
the jobs in the same GPU block by generating sequential code from it, and utilize the task-
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level parallelism among GPU blocks, thus reducing the fine-grained concurrency to fit CPU
architecture. This means th a t we need to introduce additional ordering between the DRUs
w ithout changing any source-sink relationships of the original GPU code. As the graph
is acyclic, a simple breadth first traversal of the graph will yield a correct sequence. The
rest p art of the problem is comparing the quality of all the legal sequences and picking an
optim al one, thus generating a sequence of all DRUs in the GPU block th a t forms the body
of grid-level loop in the CPU code. T here’s no need for a block-level loop since the sequence
itself is the completely unrolled and reordered result of the original block-level loop.
An example algorithm framework is given in figure 4.4 th a t presents a round based
code generation. The key idea is to partition the nodes into different groups and impose
strict order among groups while maintaining full concurrency within each group. There
fore the DRUs in each group forms a round during 1 grid-level loop iteration. In each
round, the algorithm pushes the set of all nodes w ith no incoming edges into the round
group (roundQueue in figure 4.4), and deletes them along w ith their outgoing edges before
proceeding to th e next round, until the graph is empty. Eventually the round group will
become a partition of the TLDG, and simply print out each of its elements in round order
will produce a correct execution sequence of DRUs. This algorithm designates a round
num ber to each DRU; as long as every block is executed after all the blocks with a lower
round number, the source and sink relationships are preserved and the execution result is
guaranteed correct. The successful detection and preservation of instance-level dependences
effectively eliminated the need for a whole block synchronization, which is over conservative
and strict. Such relaxation introduces an additional degree of freedom in the optimization
space for G PU -CPU code compilation.
To minimize runtim e overhead, the sequence is to be directly inserted into corresponding
CPU functions.

The code generation is a onetime process and the generated code can

be reused provided th a t the workset to the CPU program will result in the same kernel
configuration as the workset used to perform dependence analysis and generate this code.
Figure 4.5 (a) shows the content of a generated code.
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This fine-grained code generation scheme has three advantages. First, the way a loop
body is built is cache-friendly because it follows the dependence edges—d ata dependency
means d ata reuse. Second, the resulting loops are all parallel loops, exposing more paral
lelism for exploitation (if wanted).
Last b ut not least, it exposes useless com putations at the statement-instance-level. Tra
ditional dead code elimination works on the statem ent level, which is insufficient for GPU
programs. In GPU programs, sometimes even though all threads execute a statem ent, only
some conduct useful work. An example is the final 6 lines of code in Figure 2.2 (b). The
useless com putations affect no GPU efficiency because of the massive parallelism of GPU;
adding conditional statem ents to prevent them from happening may actually throttle GPU
efficiency because extra condition checks are added into the critical p ath of every thread.
B ut for CPU executions, such useless com putations may hurt efficiency considerably. This
instance-level solution can easily expose such useless instances and prevent them from get
ting into the generated CPU code.
A simple optimization technique is to build thread-dependent branching directions anal
ysis into the code generation framework, thus eliminating the actual calculation of the
branch variables at runtime. This technique also helps to reduce code size, resulting in
slightly b etter cache performance.
A nother by-product of the above code generation process is the change of memory-access
p attern in the original GPU program. Since memory coalescing and layout transform ation
are often explicitly m aintained by GPU programmers, we would normally expect the mem
ory referencing code of the GPU program to produce relatively regular memory accesses.
Therefore the unrolling of the original loop into CPU code might impair the sequentiality
and locality of memory accesses. To alleviate this problem, we simply add a sorting pro
cess w ithin each round so th a t the average distances between 2 adjacent references in the
generated CPU code is minimized. Our experiments dem onstrates th a t such reordering is
beneficial to the overall performance on CPU.
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4.2.1

In stan ce-level R ed u n dan cy R em oval

The SIMD execution hides the overhead of redundant calculations. W hen encountering a
divergent conditional branche within a warp, the GPU is forced to serialize the execution
of the warp, iterating through all branch paths existing in the warp. Such divergences is
a m ajor source of performance bottlenecks [27], not to mention the condition calculation
can also introduce extra overhead on the critical path. Therefore often unneeded GPU
threads execute the same instructions and output result to the global memory ju st like
other threads. In above translation, all these unnecessary calculations an d /o r conditional
checks are kept in the generated CPU code.
Slightly extending the dependence analysis discussed above, a low cost d ata flow analysis
for each individual node in the TLDG can be implemented w ith little extra overhead. The
idea is to first identify upward exposed uses of the entries appearing in the code following
TLDG code (the “valid entries”), then traversing the reversed TLDG only from those blocks
th a t access the valid entries.
Pruning is particularly im portant to parallel reduction. As a fundamental parallel al
gorithm th a t produces relatively small am ount of d ata from large number of input entries,
parallel reductions are often implemented under the rationale of reducing the length of the
critical p ath as much as possible rather than the utilization of the processor. A typical
parallel reduction code taken from CUDA SDK shows th at, in the iteration process, no
iterations after the first one actually utilizes more th an half of all threads involved, b u t the
redundant threads perform calculations ju st like the small portion of valid threads, creating
huge waste of processor time th a t can only be hidden on GPU, and therefore considerable
space for redundancy removal.
As depicted in figure 4.5, redundancy removal starts from a list of “useful” nodes in
the TLDG and backtracks upwards to the top of the graph, marking all the useful nodes
in the process. After redundancy removal, the number of lines of code generated for the
reduction5 kernel w ith a configuration of block 256 threads is reduced from more than 3000
to around 500, resulting in a leap in the CPU program performance.
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K

1{

2
3
4
5
6
7
8

2 T*data,
3 hash<int, T> buf)
4 buf.insert(<0>, data[128]);
5 buf.insert(<l>, data[129]);
6 buf.insert(<2>, data[130]);
7 buf.insert(<3>, data[131]);
8 buf.insert(<4>, data[132]);

T*data,
hash<int, T> buf)
if(tid[128]<256) buf.insert(<0>,
if(tid[129]<256) buf.insert(<l>,
if(tid[130]<256) buf.insert(<2>,
if(tid[131]<256) buf.insert(<3>,
if(tid[132]<256) buf.insert(<4>,

data[128));
data[129]);
data[130]);
data[131]);
data[132]);

3455 if(tid[34]<32) data[34] += buf.pop(34);
3456 if(tid[103]<32) data[103] += buf.pop(103);
3457 if(tid [224]<32) data[224] += buf.pop(224);
3458 if(tid[239]<32) data[239] += buf.pop(239);
3459 if(tid[255]<32) data[255] += buf.pop(255);
3460}

(a)

N2

(>

509 buf.insert(<l>, data[3]);
510 data[0]+=buf.pop(0);
511 data[l]+=buf.pop(l);
512 buf.insert(<0>, data[l]);
513 data(0]+=buf.pop(0);
514}

(b)

Figure 4.5: (a). The original hardcode without redundancy removal, (b). Pruned hardcode where
all useless computations are removed, (c). The bottom-up redundancy removal process, start from
the compiler identified useful final results, (marked black)
Similar to the optim ization in code generation, redundancy removal can also be integrat
ed into the code generation framework. W ith the large proportion of unnecessary memory
references and conditional checks removed, the pruned code outperform s the original code
with considerable speedup.

4.2.2

D iscu ssion

An obvious benefit w ith such design is th a t there is no fundam ental difference between
the way TLDG treats implicit and explicit synchronization except on the number of GPU threads included into the graph. Therefore TLDG presents an universal solution th a t
ensures both performance and flexibility, as well as space for further optimizations in all
scenarios.
The iterative construction process of TLDG dictates th a t the graph always consists
of a m ultitude of repeated basic homomorphous subgraphs, overlapping w ith each other.
For example, the TLDG in figure 3.3 (a) can be further reduced into the subgraphs in
figure 4.6 b, each repeated different in the horizontal direction. Such p attern extraction
from the graph can lead to further reduction of the size of the CPU code. Instead of fully
unrolling the block level loop into a linear function body, each of the subgraphs will form a

F igure 4.6: The original TLDG (upper left) broken down into 6 basic patterns, each of which
retains its shape and orientation in the whole graph, only repeated on the horizontal direction.
loop body within the generated code with different trip counts. This additional dimension
of flexibility provides the framework w ith the ability to leverage among multiple factors
th a t might hu rt the overall performance of the CPU program, including but not limited to
instruction cache miss rate, loop overhead and basic block scope.

C hapter 5

E valuation
In this chapter, we presents the experiment results of both coarse-grained and fine-grained
solutions. The coarse-grained solution puts the m ajor emphasis in providing a low-overhead
G PU -to-C PU translation th a t guarantees correctness, while the fine-grained solution focus
es on utilizing the additional information and optimization space obtained from TLDG
construction and redundancy removal to boost CPU code performance.

5.1

Coarse-G rained Solution

O ur evaluation concentrates on two aspects: whether the proposed dependence-based so
lution can address the correctness issues in the basic SPM D-translation, and how efficient
the produced code is.

5.1.1

M eth o d o lo g y

We use five benchmarks, listed in Table 5.1. They are selected because of their inclusion
of non-trivial synchronizations, both explicit and implicit. Three of them, Reduction, SortingNetworks, and TYansposeNew come from th e NVIDIA CUDA SDK [3]. CG is a conjugate
gradient application, originally from NPB [8] and later ported to CUDA as part of the HPC G PU project [1]. SG EM M is a high performance linear algebra function developed by
Volkov and Demmel [24].
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All of the benchm arks contain a number of explicit synchronizations. The top three
of them contain critical implicit synchronizations, while the other two do not. Including
these two programs helps to examine the capability of the solutions in maintaining the
basic efficiency of the program—th a t is, whether they degrade the performance of the part
of code th a t contains no critical implicit synchronizations.

Program

Table 5.1: Benchmarks
Source Description

CG

[i]

Reduction
SortingNetworks

[3]
[3]

SGEMM

[24]

TransposeNew

[3]

conjugate gradi
ent
parallel reduction
bitonic sort &
odd-even merge
sort
combined matrix
matrix operations
matrix transpose

To test the performance on different platforms, we run our experiments on two types
of machines and through two compilers. One machine is a quad-core Intel Xeon E5640
machine. The other is a dual-socket dual-core AMD O pteron 2216 machine in the National
Center for Supercomputing Applications. We call these machines the Intel and AM D ma
chines respectively. Both machines run Linux (2.6.33 and 2.6.32). The Intel machine has
GCC 4.1.2 and the AMD machine has Intel ICC 11.1 installed. All compilations use the
highest optimization levels supported by the compilers.

5.1.2

E xp erim en tal R esu lts

For each benchmark, we create three versions:
• Basic Version: This version is the result from the basic SPM D -translation in MCUDA [13]. MCUDA has limitations in handling some language-level features, for which,
manual modifications are conducted.
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• Merging Version: This version is the result from the merging-oriented solution de
scribed in Section 4.1.2.

It is based on a straightforward extension to the basic

SPM D-translation, b ut w ith issues on thread-dependent synchronizations addressed.
• Splitting Version: This version is th e result from the dependence-based splittingoriented solution described in Section 4.1.1.

C o r re c tn e s s

The correctness of the three versions are as expected. For the three pro

grams containing critical implicit synchronizations, some testing inputs cause the basic
version to produce erroneous results. However, all testing results of the merging and split
ting versions are correct. M anual code analysis confirms th a t in both versions, the errors
on the critical implicit synchronizations in the basic version are fixed. All three versions
output correct results on TransposeNew and Sgemm as they contain no critical implicit
synchronizations.

E fficien cy

Figure 5.1 compares the performance of the three versions on the Intel machine

when GCC is the compiler. Figure 5.2 shows the comparison on the AMD machine when
ICC is used.
For the first three programs, it is im portant to note th a t the performance of the basic
version is ju st for reference as they are erroneous. Because they give no treatm ent to implicit
synchronizations, their code is the simplest and their executions finish the earliest. For these
three programs, the performance comparison between the merging and splitting versions is
more meaningful as both produce correct results.
For these three programs, the splitting version runs considerably faster th an the merging
version on the Intel machine especially on reduction and sortNet. The main reason is th a t
the merging-oriented approach creates many small loops, and the loop overhead causes sig
nificant performance influence. The splitting-oriented approach, on the other hand, creates
loops only when necessary based on the dependence analysis.
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□ basic

m e r g in g

s p littin g

z 0 .5

eg

reduction sortNet

sgemm

transpose

Benchmarks
Figure 5.1: Running times on the Intel machine, normalized to the execution times of the (erro
neous) basic SPMD-translation results. (“sortNet” is SortingNetworks in short)
The case of CG is trivially different in th a t the merge based version for this benchmark
is created using more aggressive strategy, resulting in larger loop bodies and lower loop
overhead due to im plem entation limitations. Nevertheless the splitting version is still faster
th an merging version, hence consistent w ith previous analysis.
As GCC has limited loop fusion functionality, it cannot remove overhead effectively.
Because of th a t, we apply the commercial compiler, ICC, to the programs and run the
same experiments on the AMD machine. As Figure 5.2 shows, the overhead of the merging
version becomes smaller than on the Intel machine w ith GCC used, but is still substantial
compared w ith the splitting version.
For the remaining two programs, all three versions are comparable as they are all cor
rect. The splitting version shows similar performance as the basic version, indicating the
capability of the dependence-based solution for m aintaining the basic efficiency of the pro
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□ b a s ic

m e r g in g

sp littin g

1
eg

reduction sortnet

sgemm

transpose

Benchmarks
F igure 5.2: Running times on the AMD machine, normalized to the execution times of the (erro
neous) basic SPMD-translation results. (“sortNet” is SortingNetworks in short)
grams. The merging version still causes considerable overhead because of the many, small
loops created.
Overall, the dependence-based splitting-oriented approach dem onstrates the promise to
serve as an effective solution to the correctness issue of the basic SPM D-translation. It
is able to correct the compilation error w ith the basic efficiency of the compilation results
maintained.

5.2

T L D G -B ased Solution

In this section, we present experiment result using the TLDG framework on 3 benchmarks:
r e d u c tio n and so rtin g N etw o rk from the CUDA SDK examples, and the CUDA version of
the NPB CG benchmark, a conjugate gradient application. [1] All three benchmarks demon
strate both explicit and implicit synchronizations. While our TLDG-based translation also
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treats implicit synchronizations during the process, our evaluation mainly focuses on the
improvement of program performance.
To test the performance of our framework, our experiment was carried out on a quad-core
Intel Xeon E5460 machine, with Linux(2.6.33) and GCC(4.1.2) installed. The compilations
always use the highest level of optim ization supported.

5.2.1

V ersions

For each benchmark, we create 4 versions to compare the effect of our optimizations.
• Baseline: This version is generated by MCUDA, currently the best known sourcelevel SPM D -translation tool available to the public. We introduced slight manual
modifications in the program to make the different versions’ results more comparable.
Note th a t the translation results from this version might not be correct.
• Merged Version: W ith a simple extension to the MCUDA approach we can address
the correctness pitfall, at the cost of large am ount of small loops and increased lop
overhead. This version is generated by first identifying all synchronizations of both
kinds within the program and then treating them in the same way, which means
th a t the statem ents between every pair of implicit synchronizations will also become
a separate loop. We then employ existing compiler loop fusion techniques on the
generated code to produce more efficient program.
• Split Version: Statement-level dependence analysis can potentially discover critical
implicit dependences and insert appropriate barriers (i.e., loop fission) ju st at the crit
ical points. This approach may avoid the drawbacks of the merge version in creating
too many small loops. In this experiment, we implement this statement-level approach
through manual code analysis and generation. A comparison with this approach will
show the benefits of the fine-grained analysis by the TLDG-based method.
• TLDG-basic Version: As discussed in section 3.2, this version is based on instancelevel dependence analysis within the block using code generation. The generated code
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does not m aintain the block-level loop structure like all 3 version above. Instead,
it’s in the form of a completely unrolled large linear function body repeated in the
warp-level loop. All condition calculations are preserved in this version
• TLDG-opt Version: Based on TLDG-basic version, multiple optimization techniques
are applied to obtain smaller code size and better memory access pattern, for example
redundancy removal and reordering. Compile time condition calculations are built into
code generation.

5.2.2

E xp erim en t R esu lts

■ baseline
■ m erge
F3 split
■ TLDG-basic
■ TLDG-opt

reduction

sorting

CG

F igure 5.3: Relative performance compared to (incorrect) baseline version.
In our experiment, the tim ing results correspond to the entire-kernel execution for
r e d u c tio n and so rtin g N etw o rk s, while for CG-CUDA, the it corresponds to the time spent
in the 2 reduction bodies on the common array.
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In figure 5.3, we compare the performance of the 5 versions presented in the previous
subsection, all normalized against the incorrect baseline version. The first thing to notice
the merge version lags behind all other versions with considerable slowdown. This is because
the merge version relies entirely on th e autom atic compiler loop fusion in GCC to alleviate
the extra loop overhead brought by over-conservative treatm ent of implicit synchronizations.
The split version always dem onstrates sim ilar(but not better) performance as the baseline,
proving the effectiveness of statement-level dependence analysis and the m oderate overhead
of the synchronizations inserted based on the analysis.
The TLDG-based version outperform s all other versions significantly in 2 of the 3 bench
marks even w ithout further redundancy removal. One reason for such advantage is the
compiler being able to optimize the linear code in TLDG version as an extremely large
basic block. Both the compiler and processor pipeline therefore would have sufficient space
to re-schedule and fuse the instructions. The reference reordering within each round in the
CPU code also helped maintaining a necessary degree of memory locality.
The one exception is r e d u c tio n , where TLDG-based version showed worst performance
among all versions. One factor th a t might contribute to this result lies in the implementation
details. Since the original loop structure is broken and then fused into a bigger function
body, adjacent DRUs from the same GPU thread might be separated by large number of
instructions from other threads. To avoid introducing unnecessary variables renaming, we
instead introduced a tem porary buffer in the generated code to store the middle results of
each DRU, as well as its own thread id to cope with the frequent condition calculations in
the re d u c tio n 5 kernel. As shown in figure 4.5 a and b, this buffer is implemented as a hash
table to enable rapid loop-up for the latest stored value of a particular GPU thread. Such
design however, introduces some additional memory accesses in TLDG-based version when
compared to all other versions. W ith only 2 explicit synchronizations per kernel invocation
in the r e d u c tio n benchmark, the tim e saving from enlarged basic block in the CPU code
is not sufficient to outweigh this overhead. In CG, the synchronizations are repeated in a
loop, while in so rtin g N etw o rk s, the there are large numbers of memory load and store
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from the swapping process. Both cases provide sufficient optim ization space in the CPU
code for the compiler to take advantage of.
The fifth bar in each group shows the effect of redundancy removal. The speedup can
be directly attrib u ted to the downsized CPU code with all useless operations and condition
calculations removed. Again on CG benchm ark with larger kernel size and block size(512)
our framework yielded b etter performance. R ed u ctio n also have dram atical speedup, mak
ing TLDG-based version the most efficient even for this benchm ark and clearly indicating
the superiority of the instance-level dependence analysis approach. The shrink of code size
from redundancy removal is also significant, namely 6.8x and 8x for r e d u c tio n and CG,
respectively.

C hapter 6

R elated W ork and C onclusion
6.1

R elated Work

A num ber of previous works have aimed at autom atic compilation of GPU program onto
CPU. MCUDA [13, 12] and Ocelot [11]) both use an iterative execution framework based
on the original GPU code structure to take advantage of its d ata and logical regularities.
However, neither addresses the implicit synchronization pitfall. Given the large number of
programs using this intrinsics, the correctness concern is unavoidable. Furtherm ore, the
cost of maintaining much of the original threading structure in CPU is excessively strict
constraints and waste of CPU time on useless operations.
NVIDIA provided a native emulation tool for running CUDA programs on CPU focuses
on easing the debugging on GPU rather th an improving performance [2]. under emulation
mode, the programmer needs to manually insert macros to judge the current device at
runtim e, and insert __syncthreads() when it finds itself running on CPU. Although CUDA
em ulator provides the capability to run GPU program on CPU, its pure manual usage
dictates it unsuitable for general G PU -to-CPU compilation. A similar case lies in OpenCL.
W hile it provides implicit synchronizations to the programmer, it does not specify how
they should be treated differently on different platforms, and the programmer again has to
manually ensure the correctness of the cross-platform compilation. [4]
There have been many studies trying to ease GPU programming. A common approach
45
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is pragm a guided semi-automatic OpenM P to CUDA compilation. [7, 18]. Others have
proposed extensions to CUDA or OpenCL (e.g. [20]). Dynamically optimization of GPU
executions through either software (e.g. [16, 10, 26, 9, 21, 27]) or hardware (e.g. [19, 23, 14])
techniques is also a well-studied area during recent year. However, to our best knowledge,
there are no existing studies focusing on the efficient compilation of synchronizations on
GPU; neither has instance level redundant work elimination on GPU been discussed in any
previous works.

6.2

C onclusion

G PU -to-CPU translation plays a central role in the design of synergistic heterogeneous sys
tems. Previous translation schemes failed to take into consideration the difference between
GPU and CPU in programm ing model, execution model and underlying performance as
sumptions, therefore their translation result are often incorrect or inefficient. The problem
lies in the understanding of the hierarchical logical structure of GPU program, the semantics
of GPU specific intrinsics, and the constraints they impose on the translation.
This thesis first presents an SPM D -translation dependence theorem, and then propose
two novel dependence analysis m ethods to reveal the im pact of d ata dependences on the cor
rectness and performance of GPU-to-CPU translation. The coarse-grained reference level
dependence analysis dem onstrates the relations between d ata dependences and the cor
rectness of SPM D -translation regarding implicit synchronizations, while the TLDG-based
instance-level dependence analysis captures fine-grained d ata and control dependence in
the program, and uses the inform ation to analyze the performance penalties resulting from
naive translation of explicit and implicit synchronizations used in previous frameworks.
The second half of this thesis introduces systematic solutions for fixing the correctness
and performance issues in current SPM D-translations. We propose several extensions to
the current translation schemes to guarantee the correctness. Then we present a TLDGbased framework to use the fine-grained dependence analysis results for code generation and
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useless com putation elimination. Experiments show th a t the coarse-grained dependencebased extensions solve the problem effectively, with correct and efficient code produced for
all tested benchmarks, while the TLDG-based fine-grained solution can further improve the
performance of translated programs significantly.
On the high level, this work, for the first time, systematically examines the complexities
th a t device-specific synchronizations create for heterogeneous computing. The extraction of
the dependence information and the resulting extra flexibility may benefit practices beyond
CUDA-to-CPU compilation.
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